Open-Silicon .:. Articles | Page 3
Download or Request: Submit ASIC Requirements for Quote 28G SerDes Evaluation Platform Virtual Prototyping Brochure HMC ASIC IP Product Brief

Open-Silicon: Enabling Customers to Focus on Their Core Differentiators through Innovation at Every Stage of Designing…

Susila Govindaraj www.siliconindia.com Friday, June 26, 2015 Founded in 2003, Open-Silicon, Inc. transforms ideas into system-optimized ASIC solutions with flexible engagement models within right time-to-market parameters. Right from its inception,…




ASICs for the IoT Cross the Horizon…

Rich Quinnell 6/19/2015 11:00 AM EDT SEATTLE — The recent burst of activity in the EDA, foundry, and contract chip design industries indicates that they have joined the scramble to…




Open-Silicon Wants Your Ideas for ASIC Designs…

June 10th, 2015,   By Jeff Dorsch, Contributing Editor, Chip Design. The ASIC business is dead. That’s the conventional wisdom for some folks in the industry, at least. Just don’t…




‘No Software Runs Without Hardware’ – Open-Silicon president Taher Madraswala speaks to EE Times…

EE Times – 2/9/2015 Open-Silicon president Taher Madraswala’s answer is to seize the moment and create an opportunity. “No software runs without hardware,” … Click here to read the complete…




Controller IP core supports HMC 2.0, 1.0 data rates…

Click here to read the article published by EE Times-India…




Hybrid Memory Cube – Ready For Prime Time…

Click here to read the article titled “Hybrid Memory Cube – Ready For Prime Time“, authored by Manohar Ayyagiri, Director of IP at Open-Silicon, Inc., published by SemiEngineering.com…




Boosting Memory Performance with HMC Controller IP…

The article titled “Boosting Memory Performance with HMC Controller IP”, authored by Manohar Ayyagiri, Director of IP at Open-Silicon, Inc., will provide an overview of HMC technology and then provide some tips on…




Software Design Moves Virtual Prototyping Into The Mainstream…

Virtual prototyping solutions enable designers to quickly develop fully functional virtual prototypes of complex, multi-core SoCs with moderate effort and minimal risk. With the high level of integration of CPUs,…




“Auto Clock Generation in a SoC.” Paper written by Mrugesh Walimbe and Mahesh Penugonda of Open-Silicon…

Abstract: This paper discusses a novel idea on automatic clocks generation for a SoC. A standard configurable input file has all the required clock requirements in a SoC given by…




Newer news →