Download or Request: Submit ASIC Requirements for Quote 28G SerDes Evaluation Platform Virtual Prototyping Brochure HMC ASIC IP Product Brief

Tackling A New Age of Networking Challenges: Q&A with Open-Silicon

June 19th, 2018 By Anne Fisher, Managing Editor Our conversation addresses high-performance computing/networking SoC design challenges and how specialized IP subsystems are keeping designers ahead of the curve. Editor’s Note:…




Multi-Channel Multi-Rate (MCMR) Forward Error Correction (FEC) – IP for High Speed Networking Applications

Devendra Godbole, Kalpesh Sanghvi — Open-Silicon Explore Open-Silicon IP here Before we move into the discussion on MCMR FEC, let’s look at high speed SerDes and how it is being adopted. The…




HBM2 powers the next generation of high bandwidth applications

HBM2 powers the next generation of high bandwidth applications JANUARY 26, 2018 RICH NASS Published by Embedded Computing Design Image courtesy of Open-Silicon Recent advances in HBM2 are setting the stage…




Open-Silicon IP Targets Networking

MICROPROCESSOR report   –   Most Significant Bits Open-Silicon IP Targets Networking By Bob Wheeler,  December 12, 2017 Better known as an ASIC vendor, Open-Silicon is expanding its intellectual-property (IP) portfolio. It’s…




Highest Performance Interlaken Chip-to-Chip Interface IP

Devendra Godbole, Kalpesh Sanghvi — Open-Silicon Published by ChipEstimate.com Explore Open-Silicon IP here Supports up to 1.2Tbps and up to 56Gbps SerDes rates Open-Silicon’s eighth-generation Interlaken IP supports up to 1.2Tbps high-bandwidth…




Modified clock filters improve at-speed test

Basanagouda Patil , Avinash Sekar & Peeyush Pranay -August 29, 2017 Publishes by edn.com The push for higher performance at lower power and cost has driven the VLSI industry towards System-on-Chip (SoC) integration resulting in…




Fully Customizable Gateway SoC Platform Targets Wide Variety of IoT Applications

April 19th, 2017 eecatalog.com publication By Naveen HN, Open-Silicon How the design methods used to develop an IoT Gateway SoC with a customizable platform can reduce risk, schedule, and costs….




Optimized ASIC Design Integrating High Speed SerDes

By: H. N. Naveen, Abu Eghan — Open-Silicon Published by ChipEstimate.com Explore Open-Silicon IP here Many emerging networking and communications companies are looking for a well proven and cost effective…




HBM vs. HMC

January 2, 2017 HBM vs. HMC Comparing Cubes by Bryon Moyer Published by eejournal.com ——————————————– A couple of months back, Open Silicon announced an HBM2 IP subsystem. Those of us who don’t…




Leveraging Collaborations to Facilitate Custom SoC Development

By Pradeep Sukumaran, Open-Silicon Inc. Published by intelligentsystemssource.com Hardware IP vendors, such as ARM, and silicon providers that provide turnkey ASIC solutions, such as Open-Silicon, are collaborating on IoT SoC design….




← Older news