Open-Silicon .:. admin | Page 2
Download or Request: Submit ASIC Requirements for Quote 28G SerDes Evaluation Platform Virtual Prototyping Brochure HMC ASIC IP Product Brief

Author admin



» Author's Latest Posts


Custom SoCs for Narrowband IoT (NB-IoT)

About the Webinar: This joint CEVA and Open-Silicon webinar, moderated by Daniel Nenni of SemiWiki, will elaborate on Narrowband IoT (NB-IoT) custom SoC solutions that are based on the CEVA-Dragonfly…




Multi-Channel Multi-Rate (MCMR) Forward Error Correction (FEC) – IP for High Speed Networking Applications

Devendra Godbole, Kalpesh Sanghvi — Open-Silicon Explore Open-Silicon IP here Before we move into the discussion on MCMR FEC, let’s look at high speed SerDes and how it is being adopted. The…




Open-Silicon to Demonstrate its HBM2 IP Subsystem Solution for High Performance Computing Applications, and Showcase its Comprehensive IP Subsystem Solution for High-End Networking Applications at TSMC Technology Symposium 2018, Boston…

Open-Silicon, a system-optimized ASIC solution provider, will demonstrate its Comprehensive High Bandwidth Memory (HBM2) IP Subsystem Solution for 2.5D ASIC SiPs in TSMC FinFET/CoWoS technologies, and showcase its Comprehensive Networking…




Open-Silicon to Showcase its HBM2 IP Subsystem Solution for High Performance Computing Applications and Comprehensive IP Subsystem Solution for High-End Networking Applications at TSMC Technology Symposium 2018, Austin…

Open-Silicon, a system-optimized ASIC solution provider, will showcase its Comprehensive High Bandwidth Memory (HBM2) IP Subsystem Solution for 2.5D ASIC SiPs in TSMC FinFET/CoWoS technologies and Comprehensive Networking IP Subsystem…




Open-Silicon to Demonstrate its High Bandwidth Memory (HBM2) IP Subsystem Solution for High Performance Computing Applications, and Showcase its Comprehensive IP Subsystem Solution for High-End Networking Applications at TSMC Technology Symposium 2018, Santa Clara…

Open-Silicon, a system-optimized ASIC solution provider, will demonstrate its Comprehensive High Bandwidth Memory (HBM2) IP Subsystem Solution for 2.5D ASIC SiPs in TSMC FinFET/CoWoS technologies, and showcase its Comprehensive Networking…




FlexE IP – A New flexible Ethernet client interface standard

Vasan Karighattam, VP of Engineering, SoC and SSW, Open-Silicon speaks about “FlexE IP – A New flexible Ethernet client interface standard” at IP SoC 2018, Santa Clara, CA:




Open-Silicon to Present: FlexE IP – A New Flexible Ethernet Client Interface Standard

Design & Reuse IP SoC Day 2018 in Santa Clara Milpitas, CA – April 3, 2018 – Open-Silicon, a system-optimized ASIC solution provider, will present “FlexE IP – A New…




Open-Silicon to Showcase its Comprehensive IP Subsystem Solution for High-End Networking Applications and present on the topic “FlexE IP – A New flexible Ethernet client interface standard” at IP SoC, Santa Clara…

Open-Silicon, a system-optimized ASIC solution provider, will showcase its Comprehensive IP Subsystem Solution for High-End Networking Applications and demonstrate its Comprehensive High Bandwidth Memory (HBM2) IP Subsystem Solution for 2.5D…




Open-Silicon, Credo and IQ-Analog Showcase Complete End-to-End Networking ASIC Solutions at OFC 2018

               SAN DIEGO, March 12, 2018 (GLOBE NEWSWIRE) — Open-Silicon, Credo and IQ-Analog will participate in joint demonstrations at the Optical Fiber Communications Conference (OFC) 2018…




Solutions and Strategies to Mitigate the Physical Design, Assembly and Packaging Challenges of 2.5D ASIC SiPs

To view this webinar recording please Email to info@open-silicon.com. About the Webinar: This Open-Silicon webinar, moderated by Herb Reiter of eda 2 asic Consulting, Inc., addressed the unique physical design, assembly and…




← Older news Newer news →