Open-Silicon .:. Job Title: Senior Engineer-Design
Download or Request: Submit ASIC Requirements for Quote 28G SerDes Evaluation Platform Virtual Prototyping Brochure HMC ASIC IP Product Brief

< back to all jobs

Location:   Pune, India

Minimum Educational Qualifications:  B.E/B.Tech, or M.E/M.Tech

Relevant Experience:  6 – 8 years

No. of Openings:  2                                                                                                                                                             

Job Description:
Expertise in Design, Micro-architecture,Verilog, SV
Domain knowledge: Networking/PCIe/Interlaken/DDR Memory Controller
Should have worked on BUS interfaces(AXI/AHB/APB)
Good design experience, should be able to understand IP specifications, develop micro-architecture documents, RTL coding, synthesis with DC and RC, analyze timing reports, exposure to equivalence checking, good debugging skills, good team player

Please mention ‘Job Title’ and ‘Location’ in the subject line of your mail and mail your Resume along with ‘Cover Letter’ to

Employment Agency / Recruiter Policy

Thank you for your interest in Open-Silicon, Inc. Please note, however, that Open-Silicon does not accept unsolicited resumes from external agencies with which we do not have an existing relationship. Any third-party resume forwarded by agencies/recruiters will be considered property of Open-Silicon and treated as a direct application. This exchange does not constitute an agreement between Open-Silicon and the agency/recruiter. Open-Silicon reserves the right to contact the candidate directly. Employment agencies/recruiters will receive no compensation from Open-Silicon.