• OpenMODEL
• Technology Leadership
  • Overview
  • MAX Technologies
    • PowerMAX
    • CoreMAX
    • VariMAX
    • TestMAX
  • Methodology
• Manufacturing
• Collaboration
• Silicon Logic Engineering

CoreMAX

Maximum Performance

 

CoreMAX™ was created to build the fastest processor cores in the ASIC world. Processors have a central role in ASIC designs, serving as both a compute engine and a controller for other ASIC blocks. Unlike some logic where clock frequencies are set at discrete values, improving processor performance a few percent often equates to more performance in the final ASIC, and a better overall product. For example, in a mobile media player application, a small improvement in software performance without compromising power consumption may give a significant edge over the competition in terms of device capability or responsiveness. Also, for some applications overall performance is not as big a factor as cost. For those designs, it may be possible to use CoreMAX to build a processor using a higher-density standard cell library while still achieving strong performance.

A Foundation of Processor Design Excellence

Open-Silicon has extensive processor design experience from over 50 processor implementations, including the techniques in the diagram to right:

CoreMAX Technology

In addition to these standard techniques, Open-Silicon offers CoreMAX. The CoreMAX technology comes out of the Open-Silicon acquisition of Zenasis Technologies in 2007 and uses over two million lines of C++ software and several patented techniques to move beyond the limitations of traditional library-based ASIC design. Built-in CoreMAX functions include design Boolean analysis and optimization, static timing, cell placement, route estimation, and simultaneous optimization at the logical, physical, and transistor levels. Based on the needs of each critical path in the design, CoreMAX may change cells, move cells, or even create new cells on-the-fly, performing a library-compatible layout for each new cell and characterizing these cells for use throughout the EDA environment. The new cells offer unique drive strengths and functionality that enable maximum device performance.  The combined capabilities are shown in the diagram below: